Abstract—The increasing in communication demands of processing elements (PEs) on Systems on Chips (SoCs) necessitates the existence of Networks-on-chip (NoC) to interconnect the PEs. An important issue in the developing of NoCs is the mapping of the PEs onto the most suitable topology for a specific application. This paper analyzes the system power consumption of the global interconnection links in Networks-on-Chip (NoC)-based systems. Based on this analysis, this paper also proposes a new algorithm to optimize the power consumption on the global interconnection links of NoC-based systems at early design phases. The robustness and reliability of the proposed algorithm is verified in the context of MPEG4 video application. NoC application synthesis and mapping to nine standard topologies are explored. The achieved experimental results show that the proposed optimization algorithm achieve the optimum mapping for all nine topologies in large number of tasks with much less time compared with the exhaustive algorithm.

Index Terms—Architecture mapping, Network-on-Chip, Power optimization, Standard topologies.

Cite: EI Sayed M. Saad, Medhat H.Awadalla, SamehA.Salem, and Ahmed M.Mostafa, "Network-on-Chip: Power Optimization Architecture Mapping based on Global Interconnection Links," International Journal of Computer and Electrical Engineering vol. 3, no. 2, pp. 289-296, 2011.