Volume 2 Number 1 (Feb. 2010)
Home > Archive > 2010 > Volume 2 Number 1 (Feb. 2010) >
IJCEE 2010 Vol.2 (1): 148-157 ISSN: 1793-8163
DOI: 10.7763/IJCEE.2010.V2.128

Simple Realization of 5-Segment Discontinuous SVPWM Based on FPGA

Tole Sutikno, Auzani Jidin, and Mohd Farriz Basar

Abstract—The Space Vector Pulse Width Modulation (SVPWM) is possibly the best among all the PWM techniques for variable frequency drive applications. Unfortunately, the modulation algorithm is mainly implemented with software based on microcontroller or digital signal processors (DSP). These are software-based technique purely and obviously not an ideal solution. Employing Field Programmable Gate Array (FPGA) to realize SVPWM strategies provides advantages that it is considered as an appropriate solution to boost system performance of an SVPWM algorithm. Moreover, although in the literatures the implementation for three-phase SVPWM based on FPGA is not lacking, however all these designs are based on the conventional SVPWM without considering hardware-resource saving and not simple. This paper present a simple realization of 5-segment discontinuous SVPWM with a difference approach based on FPGA, in which the judging of sectors and the calculation of the firing time to generate the SVPWM waveform is simple, and also the switching losses is low. The proposed discontinuous SVPWM has been designed and successfully implemented by using APEX20KE Altera FPGA considering hardware-resource saving and has successfully driven a three phase inverter system with induction machine 1.5 kW as load.

Index Terms—space vector, pulse width modulation, discontinuous SVPWM, FPGA, simple realization

Tole Sutikno is with the Department of Electrical Engineering, Universitas Ahmad Dahlan (UAD), Yogyakarta, Indonesia and Department of Energy Conversion, Universiti Teknologi Malaysia (UTM), Johor, Malaysia, e-mail: thsutikno@ieee.org or tole@ee.uad.ac.id
Auzani Jidin is with the Department of Power Electronics and Drives, Universiti Teknikal Malaysia Melaka (UTeM), Melaka, Malaysia, e-mail: auzani@ieee.org or auzani@utem.edu.my
Mohd Farriz Basar is with the Department of Power Electronics and Drives, Universiti Teknikal Malaysia Melaka (UTeM), Melaka, Malaysia, e-mail: mfarriz@ieee.org or mfarriz@utem.edu.my

Cite: Tole Sutikno, Auzani Jidin and Mohd Farriz Basar, "Simple Realization of 5-Segment Discontinuous SVPWM Based on FPGA," International Journal of Computer and Electrical Engineering vol. 2, no. 1, pp. 148-157, 2010.


General Information

ISSN: 1793-8163 (Print)
Abbreviated Title: Int. J. Comput. Electr. Eng.
Frequency: Quarterly
Editor-in-Chief: Prof. Yucong Duan
Abstracting/ Indexing: INSPEC, Ulrich's Periodicals Directory, Google Scholar, EBSCO, ProQuest, and Electronic Journals Library
E-mail: ijcee@iap.org

What's New

  • Jun 03, 2019 News!

    IJCEE Vol. 9, No. 2 - Vol. 10, No. 2 have been indexed by EI (Inspec) Inspec, created by the Institution of Engineering and Tech.!   [Click]

  • May 13, 2020 News!

    IJCEE Vol 12, No 2 is available online now   [Click]

  • Mar 04, 2020 News!

    IJCEE Vol 12, No 1 is available online now   [Click]

  • Dec 11, 2019 News!

    The dois of published papers in Vol 11, No 4 have been validated by Crossref

  • Oct 11, 2019 News!

    IJCEE Vol 11, No 4 is available online now   [Click]

  • Read more>>